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Abstract—This article shares experience and lessons learned
in teaching course on programmable logic design at Universitas
Muhammadiyah Surakarta, Indonesia. This course is part of
bachelor of engineering (electrical) degree program. Project-
based approach is chosen to strengthen these students’ un-
derstanding and practical skills. Each year’s project involves
challenges for the students to solve by implementing digital
system on an FPGA design board.
Here, background and curriculum context of the course will
be presented. The projects and their challenges will be discussed.
Finally, lessons learned and future improvement on the student
projects will be discussed.
Index Terms—project-based learning, field programmable gate
arrays, education, programmable logic design, hardware design
languages, laboratories
I. INTRODUCTION
Digital systems play a central role in our era. Digital
devices are found in mobile phones, computers, cars, mi-
crowave ovens, TVs, TV remote controls, routers, switch hubs;
practically every place where electricity exists. Generally this
technology is embedded and hidden inside appliances in the
form of integrated circuits (ICs). Given the prevalence of the
technology, it is imperative for technical higher education
institutions to have better ways to develop students’ digital
design skill.
One of the recent developments in the digital design is pro-
grammable logic, with one of its specific technologies: field-
programmable gate array or FPGA. FPGA industry began to
enter the market in 1980s and then enjoyed the explosive phase
in 1990s [34]. This technology has enabled designers (and
students) to program hardware, down to the logic block, using
hardware description languages.
Aside from becoming a full-fledged application platform,
FPGA (and other variants of programmable logic devices)
is also a prototyping platform before a design (including
design of microprocessors) is etched on ASIC (application-
specific integrated circuit) boards [26], [42], [23], [4], [6], [8],
[28], [30], [15], [40], [24]. Power electronics is also handled
by FPGA [39], [38], [18], [33]. Traditionally computing-
intensive applications have now enjoy the new platform. These
applications include robotics and control [37], [39], [12], [32],
[5], [46], signal processing and communication [35], [3], [17],
[19], [32], [36], computer vision [2], [14], [43], [7], soft
computing and artificial intelligence [44], [10], [25], numerical
computing and cryptography [11], [13], [47], [21].
One can see that the immediate applications abound. For
faculties and students, this platform’s capability opens a whole
new way to teach and learn digital system design. Several
textbooks using this approach exist [29], [31], [22], [16], [27],
[41].
While this learning concept has been in use at every
major universities in developed countries wherever electri-
cal/computer engineering bachelor program is offered, FPGA-
based digital system teaching has not reached its full potential
in Indonesia. This problem may be attributed to several factors
such as department’s lack of awareness, non-mobility of lectur-
ers, or simply lack of implementable examples. This is despite
the fact that an entry-level FPGA development/educational kit
is very affordable.
This paper attempts to promote FPGA-based digital system
education by sharing a workable practice that has been con-
ducted for three years in an Indonesian university. It is of our
opinion that FPGA-based digital system education serves not
only as a vehicle to gain understanding of the inner working of
digital systems (including a processor), but also as a training
of the technology itself. The learning by doing approach used
here has enhanced students’ involvement, and hence their
understanding of the subject. Several excellent works on this
teaching method are available [1], [9], [20].
The subject under discussion in this paper is Programmable
Logic Design, a third-year course.
II. CONTEXT AND SET-UP
Electrical engineering bachelor degree program at Univer-
sitas Muhammadiyah Surakarta (“UMS”) is a 4-year technical
education program aiming at graduating skillful students ready
for the industry. In the first and second years, all students
undertake common basic courses on electrical engineering. At
their third year of study there are two majors that students
must choose: Electrical Power Systems or Electronics and
Computer Systems. During those four years of their study,
students take courses that can be categorized into several
streams. These are Mathematics and Physics stream, Electrical
and Electronics stream, and Digital Systems stream. (There
are other courses such as English, Bahasa Indonesia, Islamic
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Fig. 1: Subjects in the digital-system “stream” in an electrical
engineering bachelor degree curriculum. This is roughly what
is implemented at UMS. Our focus in this paper is “Pro-
grammable Logic Design”, a third-year subject.
Studies, and Muhammadiyah Studies, throughout the years,
which can be categorized as Life Skills stream.)
The Digital Systems stream comprises of several subjects
which includes Fundamentals of Digital Systems, Introduction
to Microprocessors, Programmable Logic Design, OS for
Small Microprocessors, Embedded Systems, and Computer
Architecture. This is depicted in Figure 1.
Students enroll to the Programmable Logic Design subject
if they choose to take the “electronics and computer systems”
concentration (the other option is “electrical power systems”
concentration). In this subject they will have the first exposur
to FPGA design. However, as can be seen from Figure 1,
this is not the first subject which presents digital world to
the students. This fact introduces both relief and challenge.
On the one hand students will have known some digital
design technique which will make the expo ition easier, but
on the other hand they will also ask questions such as:
what advantage does it offer? what is the difference between
programming a microprocessor and programming an FPGA
device?
Our objectives when teaching Programmable Logic Design
(“PLD”) are hence:
• Students understand that PLD is about designing hard-
ware, and not about programming it.
• Students understand and can execute steps in digital
design.
• Students are able to design and build a digital system
using VHDL and other FPGA techniques, and then im-
plement it on an Altera DE1 board.
Since digital design using FPGA can be much effortless
compared to “74xx” approach, a number of more-technical
objectives are also imposed. They include:
• Students understand the difference between combinatorial
logic and sequential logic, and can construct both circuits
using VHDL.
• Students can implement complex counter on Altera DE1
board using VHDL.
• Students understand and can build a finite state-machine
using VHDL.
Engineering skills, most of the times, can be fully un-
derstood only when one is involved in a hands-on practice.
This project has to be sufficiently complex so the students
will be encouraged and intellectually challenged; but it should
not be too big that the students would be overwhelmed and
discouraged.
In the next two sections we will discuss the content of the
subject, including the project assignment.
III. SYLLABUS AND STRUCTURE OF DELIVERY
Since students taking the subject have already had some
background knowledge of digital systems, a lecturer can prin-
cipally skip some topics already covered in the first or second
year. However, in teaching this subject we try to rehearse some
fundamental aspects of digital systems in the first few lectures.
This is done with two objectives in mind: to reinforce the
foundation and to establish the hardware-design mindset.
The course attempts to cover the following materials (shown
here in the order of delivery)
• Principles of digital systems (sampling and quantization
of analog signals, logic levels, binary and hexadecimal
number system, digital waveforms)
• Logic gates (basic and derived logic functions, DeMorgan
theorems, gate equivalence, enable and inhibit properties
of logic gates)
• Combinatorial logic (boolean algebra, simplification of
SOP/POS expression, K-map, simplification by DeMor-
gan equivalent gates, universal properties of NAND and
NOR gates.)
• Introduction to VHDL and Quartus II (Altera’s Quartus
II, design flow in Quartus II, block diagram file, VHDL
basics, hierarchical design).
(from this point onward, most lectures will contain examples
in VHDL and block diagram file)
• Combinatorial logic functions (decoders, encoders, mul-
tiplexers, demultiplexers)
• Digital arithmetic and its circuits (signed binary numbers:
2’s complement, signed binary arithmetic, hexadecimal
arithmetic, binary adders and subtractors)
• Sequential logic (latches, NAND/NOR latches, Gated
latches, edge-triggered D flip-flops, JK flip-flops, flip-
flops in FPGA)
• Counters and shift registers (synchronous counters, binary
counters for FPGA, control options for synchronous
counters, presettable and bidirectional counters, shift reg-
isters).
• State machine design (state machines with no control
inputs, state machines with control input,).
• Memory device and systems (RAM, ROM, dynamic
RAM modules)
The main reference for the above is the excellent textbook by
Dueck [16].
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 Week Topic Lab./Assignment 
1 Princ. of digital systems  
2 Logic gates  
3 Combinatorial logic  
4 Quartus II and VHDL Lab. session starts (every week onwards) 
5 Comb. logic funtions Assignment 1 out 
6 Comb. logic funtions Assignment 1 due 
Mid semester examination 
7 Digital arithmetic  
8 Sequential logic Assignment 2 out 
9 Sequential logic  
10 Counters, shift regs. Assignment 2 due 
11 State machine Project specification out 
12 State machine Mid-report due 
13 Memory systems Full report due. Project demo. 
Final semester examination 
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Fig. 2: Typical delivery schedule in this course. Each lecture
is about 100 minutes, and a laboratory session –starting at
week 4– takes about 120 minutes. For more details of each
topic, see text.
As noted above, in this course basic principles are rehearsed
with an emphasis on using a hardware description language.
Figure 2 depicts schedule in this course. Starting from lecture
4, VHDL examples are presented extensively in every lecture
onwards where appropriate.
Laboratory session starts from week 4, where students
will have hands-on experience of FPGA design. Lab sessions
proceed until end of semester before student vacation week.
With typically 25 students per semester taking the course, our
lab has four Altera DE1 boards [45]. See also Figure 3.
IV. PROJECT ASSIGNMENT
A. Administration
At about week 11, an FPGA project is assigned to the
students. Typically, we first explain the project’s objectives in
the class accompanied by a video of the final product expected
from the students. A website dedicated to the project is made
available where students can watch the video, download initial
code, and access links to more resources on the Internet. For
2016 class, the project website is:
http://fajar-suryawan.sites.ums.ac.id/pld-2016 .
Figure 3 shows two screen-shots of the video.
The project requires student to work with specific terms and
conditions, which include
• The team should consist of 2 or 3 members: no more, no
less. This is to encourage team work.
• The top-level-entity must be a .bdf file. The lower level
files can be in BDF or VHDL (or Verilog or SystemVer-
ilog if they want). BDF as top level entity will make
project demonstrations easier and hopefully drive students
to visualize the big picture.
• The report should contain
– explanation for the design,
– print-out of the design files,
– number of hours they put into the work,
(a) Describing possible states
(b) Describing some functionalities
Fig. 3: Two screen-shots of the video describing the project.
A link to it is provided in the text.
– list of contributions. That is, “who has done what”
(including individuals outside the team). This is
to discourage students from being “free-rider” and
encourage them to contribute as much as possible.
• Students may (but don’t have to) use the files provided
as a starting point.
Students are allowed access to laboratory to work on the
project. A week after project explanation, a mid-report is
due which contains state-machine design. A week later, a
final report is to be submitted. No change is allowed to the
final report. One or two days after report submission, project
demonstration is performed in the laboratory. Each and every
team presents their work with 15 minutes duration to the
lecturer.
B. Content
Typical project, so far, contains works on LEDs and seven-
segment displays in the DE1 board, with the push-button and
switch as the input. Internally, it involves designs of concepts
such as counter, state machine, flip-flop, interface, and other
combinatorial/sequential logic element.
In every project, students are principally asked to design
mealy-type state machine with inputs and outputs mentioned
above. Figure 4 illustrates the mealy type state machine in the
students’ project with its inputs and outputs.
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Fig. 4: State machine of mealy-type is at the heart of the design
in the student project.
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Fig. 5: State transition diagram of the student project, to be
implemented using VHDL.
In the lecture session where we deliver the project specifi-
cation, state machine diagram is explained before the students
(see Figure 5 for an example). Students are expected to adhere
to this state machine diagram and built it using VHDL.
To help students starting their works, some initial files
are made available in the project’s website. These files are
stripped-down version of their functional counterparts. Stu-
dents may use the files, but they don’t have to. In fact, there
were teams that had better design than the initial files.
C. Example student project
In 2016 we assigned project to students in which they are
to build counter that has six speed levels: from speed 0 (not
counting) to speed 5 (fastest). The counter is sped up one step
at a time using a push button switch, and sped down using
another one. If the counter does not receive any input, it will
stay in that speed level.
These speed levels are the states, depicted in Figure 5. The
initial state is S0. There is one input (“speed up”) to advance
from S0 to S1, up to S5. To move the state the other way,
another input (“speed down”) is used.
Outside the state-transition logic, the counter can also be
paused and reset. A lapse toggle switch is also specified: to
“freeze” the display while the counting continues. The counter
should also be able to change direction, commanded by a
toggle switch. These inputs and outputs in the Altera DE1
board are depicted in Figure 6.
The 10 red LEDs are used to indicate the speed level (that
is, the state) and the direction. The 5 rightmost red LEDs are
 
Four 7-segment display modules 
Ten red LEDs 
Eight green LEDs 
Four push-button 
switches 
Ten toggle switches 
(only 2 used) 
Speed up Speed down Pause Reset 
Lapse 
Direction 
Fig. 6: DE1 inputs and outputs used in the student project.
 
Counting-up Counting-down 
Fig. 7: Greed LEDs flashing sequence. Right half is for
‘counting-up’ and the pattern moves –in loop– faster and faster
as the state goes from S1 to S5. Left half is the flashing
sequence for ‘counting-down’ with similar explanation about
the speed.
used indicate ‘counting-up’. Starting from the innermost LED
going rightwards, if state is S1 then one LED is on. If state
is S2, two LEDs is on. And so on until S5.
Similar explanation is for the ‘counting-down’ direction,
where the 5 leftmost red LEDs are used in the same way.
The green LEDs are used to show blinking lights with
specific sequence pattern similar to turn-sign tail light of Ford
Thunderbird, which is shown in Figure 7.
The set of four 7-segment display modules is used to show
decimal number indicating the counter’s current value. When
counting up, it shows “0000” to “9999” and then rollovers,
and vice versa when counting down.
D. Exploration challenge
The projects sometimes involve notions not explicitly taught
in the class. This is done deliberately since students are
expected to be able to explore more advanced techniques on
their own. However, to help the students – especially the less
experienced ones – we disclose the challenges involved, and
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give hints on how to address those challenges. An example
follows.
In the student project above, the state machine design is such
that the transition between those six states is controlled by only
two inputs (see Figure 5). This might pose a challenge since
if the state machine is implemented naively, it may not work
as expected. This is due to single input that drives consecutive
state transition, which will lead to “fall-through” phenomenon.
For example, when the current state is S0 and one wants to
advance to S1, he would set the corresponding input. But
instead of advancing one state only, the state “falls-through”
to S5, the last state.
We told students, in the beginning of project assignment,
that this problem will occur if they implement it as it is. We
then gave hints on how to address it.
V. DISCUSSION AND CONCLUSION
A. Lessons learned
This course is always in continuous improvement, sources
of which include students’ feedback, students’ results, techno-
logical advances, and input from peers.
From our experience, students do not immediately grasp the
idea of certain notions, especially the more abstract ones like
state-machine. Three to two year ago, most student design
reports did not include any state machine design; just a
contrivance of sequential circuitry. While the specifications are
met, it was very difficult to extend and generalize from – and
it certainly does not accord to the course objectives.
This sad truth led us to change the project assignment
strategy. When this course was first offered in 2013, the full
report was due two weeks after the assignment, without any
mid-report. In a hindsight, this might hinder students from
carefully planning their design since there is no feedback
and the design was a one-shot attempt. Beginning in 2016,
we changed the reporting scheme. Students are required to
submit an initial design, particularly the state-machine part.
We expected that students are forced to carefully design
the state-machine. Much to our delight, a couple of teams
managed to craft fully working products using proper state
machine design.
We learned that students need deliberate guidance – in this
case a mid-report submission for a specific design – when
challenged with relatively complex notion.
As discussed in the previous section, students are asked
to do a research to tackle some engineering challenges not
explicitly addressed in lecture sessions. The solution to these
challenges are expected to be not just coldly carried out but
well justified and explained. Some teams only copied from the
Internet – they could not explain the inner-workings of their
solution. But better teams indeed learned a lot by exploring
solutions and could easily explain the solution.
We conclude that students learn a lot if, in addition,
the project involves concepts not explicitly taught and they
are forced to explore for solutions. However, a lecturer
must gauge students’ capability and if necessary give hints
regarding the challenge.
As an added bonus, this challenge also makes grading
the report easier, since it highly discriminates good and bad
teams. Good designs in this project assignment are generally
lean, easy to follow, efficient, and comply with best practices.
Figure 8 shows a final .bdf top-level entity by one of our best
teams. On average, each team needs 40 hours to complete the
project.
Feedback from students have been encouraging too. One of
them stated that this course has motivated him to pursue career
in IC design.
B. Future improvement
This course attempts to familiarize students to modern
technique in digital design. The project in 2013 started simple.
As the years progress, student clubs (e.g., Student Robotics
Club) will already have knowledge-base of FPGA, and there
will be transfer of knowledge from one class to their younger
colleagues. This, and advances in the industrial world, ne-
cessitates more complex project assignments. Future projects
will involve, among others: more inputs and outputs, more
applications, and more engineering challenges.
C. Conclusion
We presented out experience in teaching a digital-design
course utilizing FPGA technology, which enables an accessible
practical approach. We believe that learning-by-doing – by
building hardware project – is the best approach for the
students to gain skills and confidence. Gibbs in his book [20]
often uses the experience → reflection → conceptualization
→ experimentation →(goes back to)→ experience cycle to
illustrate this learning process. In improving our methods, we
try our best to be a critically reflective teacher to best benefit
the students [9].
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